THIS PAGE BLANK (USPTO)

EUROPEAN PATENT SPECIFICATION

(54) **Digital signal processing apparatus**

Digitalsignalverarbeitungsanlage

Processeur de signaux numériques

(73) Proprietor: **MITSUBISHI DENKI KABUSHIKI
KAISHA**
Tokyo 100 (JP)

(72) Inventors:
• **Murakami, Tokumichi, c/o Mitsubishi Denki K.K.**
Kamakura-shi, Kanagawa (JP)
• **Kamizawa, Koh, c/o Mitsubishi Denki K.K.**
Kamakura-shi, Kanagawa (JP)
• **Kinjo, Naoto, c/o Mitsubishi Denki K.K.**
Kamakura-shi, Kanagawa (JP)

(74) Representative: **Eisenführ, Speiser & Partner**
Martinistrasse 24
28195 Bremen (DE)

(56) References cited:
US-A- 4 528 625

• PROCEEDINGS COMPEURO 87, 11 May 1987,
HAMBURG, GERMANY pages 78-83 VARY 'VLSI
signal processors : architectures and
applications'
• PROCEEDINGS ICASSP 86, vol.1, 7 April 1986,
TOKYO, JAPAN pages 385 - 388 VAN WIJK 'On
the ic architecture and design of a 2 um CMOS 8
mips digital signal processor with parallel
processing capability : the PCB5010/5011'
• IEEE INTERNATIONAL SOLID STATE CIRCUITS
CONFERENCE, vol.30, no.1, February 1987,
NEW YORK US pages 158 - 159 KANEKO 'A 50
ns DSP with parallel processing architecture'
• PROCEEDINGS ICASSP 86, vol.1, 7 April 1986,
TOKYO, JAPAN pages 409 - 412 NISHITANI
'advanced single-chip signal processor'

Description

BACKGROUND OF THE INVENTION

5   Field of the Invention

[0001]   The present invention relates to a digital signal processing apparatus which performs computational processes for digital signals.

10   Description of the Prior Art

[0002]   Fig. 1 shows the multiprocessor system described in article entitled "A Real Time Video Signal Processor Suitable for Motion Picture Coding Applications", IEEE, GLOBCOM '87, p. 453. In Fig. 1, input data 1 is received by a data transfer controller 3, and thereafter data 4 are transferred selectively to digital signal processors 2, i.e. DSP-1
15   through DSP-N, in block-1. After being processed by the respective DSPs in block-1, resultant data 5 is transferred to block-2 and processed by respective DSPs for the next processing step.
[0003]   Fig. 2(a) shows divided memory areas of the DSPs. For the simplicity of explanation, shown here is an example of parallel processing using three DSPs 2, to which process areas A, B and C are assigned evenly.
[0004]   In the inter-frame image coding system and the like, it is a general convention to employ the conditional pixel
20   supplementary process in which only portions having at least a certain difference between the input frame and previous frame are coded and previous frame data is used for the remaining portions. Accordingly, the volume of computation needed for the process differs depending on the valid pixel rate even though the number of pixels in the process area is constant. The volume of computation or computation time needed is proportional to the valid pixel rate.
[0005]   In the inter-frame image coding system or the like, assuming that the number of valid pixels is shared by all
25   DSPs to have a distribution EA, EB and EC as shown in Fig. 2(b), the computation time needed for one block of parallel DSP configuration is determined from the process time of the DSP which works for the area B with the largest volume of process M, and the remaining DSPs which have finished the areas A and C earlier have idle time.
[0006]   The conventional digital signal processing apparatus arranged as described above has its overall process time determined from the longest process time among DSPs when the density of information, such as the valid pixel
30   rate, within a frame is uneven and the distribution of information varies with time, resulting in a degraded process efficiency per DSP unit.
[0007]   Fig. 3 is a diagram showing, as an example, the arrangement of other digital signal processing apparatus disclosed in an article entitled "Realtime Video Signal Processor Module", in the proceeding of ICASSP '87, pp. 1961 - 1964, April 1987, Dallas, U.S.A. In the figure, indicated by 1 is an input terminal, 4 is an input bus for distributing input
35   data on the input terminal 1, 28a is a feedback bus for distributing the result of previous process, and 20 are signal processing modules each including an input storage 21, a processing unit 22, an output storage 23 and a timing control unit 24. Indicated by 25 are wired-OR circuits through which feedback data on output ports 30 are placed on the feedback bus 28a, 26 are wired-OR circuits through which output data on output ports 29 are delivered to the output terminal 5 over the output bus 5a, 27 are input ports for the input data to the signal processing module 20, and 28 are
40   input ports for the feedback data to the signal processing module 20.
[0008]   Fig. 4 is a block diagram showing in more detail one of the signal processing module in Fig. 3. In the figure, indicated by 221 is an address generator (AGU A), 211 is an input dual memory (MEM A) which receives data on the input port 27 over the input bus 4, 212 is an input dual memory (MEM B) which receives data on the feedback bus 28a by way of the input port 28, 222 is an address generator (AGU B), 223 is an X-bus, 224 is a Y-bus, and 225 is a pipeline
45   arithmetic unit (PAU) having its input terminal EX1 connected to the X-bus 223 and another input terminal EX2 connected to the Y-bus 224. Indicated by 226 is a data memory [MEM P(Q)] having its output connected to the X-bus 223, 227 is an address generator [AGU P(Q)] having its output connected to the Y-bus 224 and data memory 226, 228 is a mode register (MDR) having its output connected to the X-bus 223 and Y-bus 224, and 241 is a Z-bus connected to the inputs of the address generators 221, 222 and 227, pipeline arithmetic unit 225 and data memory 226. Indicated
50   by 242 is a sequencer (SEQ), 243 is an instruction memory (IRAM) connected to the output of the sequencer 242, and 245 is a decoder (DEC) connected to the output of the instruction memory 243, with the output of the decoder 245 being connected to the Z-bus 241 and output bus 231. The output bus 231 is connected to the input of the mode register 228 and the Z-bus 241. Indicated by 232 is an FIFO memory (MEM C) connected to the output bus 231, 233 is an FIFO (MEM D) connected to the output bus 231, 29 is an output port of the FIFO memory 232, and 30 is an output
55   port of the FIFO memory 233.
[0009]   Fig. 5 is a diagram showing, as an example, the algorithm of a typical high-efficiency coder for a moving image. In the figure, indicated by 250 is an input terminal for the input video signal, 251 is an input frame buffer having at least a I-frame capacity and having the simultaneous read-write ability, 252 is an inter-frame subtracter for evaluating

the difference, 253 is a block identifier, 254 is a coder, 255 is a coding parameter produced by the coder 254, 256 is a variable-length coder, 257 is a video multiplexer, 258 is a transmission buffer memory, and 259 is an output terminal for the coded data. Connected in cascade between the input terminal 250 and output terminal 259 are the above-mentioned functional blocks 251 - 254 and 256 - 258. Further indicated by 260 is a local decoder which receives the

5 coding parameter 255, 261 is an inter frame adder, 262 is an in-loop filter, 263 is a coding frame memory, 264 is previous coded frame data, 265 is a motion compensator, 266 is current frame data fed from the input frame buffer 251 to the motion compensator 265, 267 is motion vector data, 268 is compensated previous frame data fed from the motion compensator 265 to the inter-frame subtracter 252 and inter-frame adder 261, 269 is a feedback signal, and 270 is a coding controller which provides coding control information for the video multiplexer 257, a feed-forward signal to the

10 input frame buffer 251, a block identification control signal 273 to the block identifier 253, and a coding control signal 274 to the variable-length coder 256.

[0010] Next, the operation of the conventional digital signal processing apparatus will be described in connection with Fig. 3. This apparatus is intended for moving image processing and is based on the division parallel processing system in which a frame is divided into small frames and a signal processing module 20 is assigned to each of the

15 divided frame areas.

[0011] Initially, each signal processing module 20 operates on the autonomous basis by expending one video frame time to fetch a divided frame area assigned to it among the input data transferred frame-wise in raster scanning over the input bus 4 and store the data in the input storage 21. At the same time, if the process result of the previous frame is needed for the current process, it operates by expending one video frame time to fetch data of the assigned area of

20 the frame in the feedback data from the input port 28 over the feedback bus 28a and stores the data in the input storage 21.

[0012] Upon expiration of one video frame time, the processing unit 22 performs the prescribed signal processing for the input data and feedback data stored in the input storage 21, and stores the result temporarily in the output storage 23. The feedback data led out of the output storage 23 through the output port 30 is timed for synchronization

25 with other signal processing modules 20 and, by being merged into all feedback data by the wired-OR circuit 25, placed on the feedback bus 28a. Similarly, the output data led out of the output storage 23 through the output port 29 is timed for synchronization with other signal processing modules 20 and, by being merged into all output data by the wired-OR circuit 26, delivered to the output terminal 5 over the output bus 5a.

[0013] Divided frame areas processed individually by the signal processing modules 20 are combined back to a

30 video frame. Therefore, parallel processing of area divided type is realized. For reason as described above, it is necessary for all signal processing modules 20 to have their process commencement in complete synchronism with one another. On this account, the timing control unit 24 provides all sections of system with the timing of data input/output and process commencement in synchronism with the video frame timing which is the synchronization reference point.

[0014] Next, the operation of one signal processing module 20 will be briefed in connection with Fig. 4. Among a

35 video frame entered frame-wise through the input port 27 in synchronism with the video frame sync signal, data of the assigned area is stored in the input dual memory 211. At the same time, among the coded previous frame data entered through the input port 28, the portion of the assigned area and its peripheral data are stored in the input dual memory 212.

[0015] The input dual memories 211 and 212 is made up of a two-sided memory device in the same structure on

40 both sides and it operates such that while one side is written data, the other side is connected to the X-bus 223 and Y-bus 224 for reading for the coding process by the pipeline arithmetic unit 225. The read/write sides of the input dual memories 211 and 212 are switched by the above-mentioned video frame sync signal so that input data of assigned areas on the input ports 27 and 28 are entered frame-wise uninterruptedly.

[0016] The data read out to the X-bus 223 and Y-bus 224 are those stored at data memory addresses indicated to

45 the input dual memories 211 and 212 by the address generators 221 and 222 that are controlled by the signals provided by the decoder 245 by decoding a 80-bit length horizon-type microcodes read out in accordance with the address of the command memory 243 indicated by the sequencer 242. The data placed on the X-bus 223 and Y-bus 224 are entered in parallel to the pipeline arithmetic unit 225, which implements a series of signal processing including coding and local decoding and outputs the result to the Z-bus 241. Among the process outputs placed on the Z-bus, the coded

50 output is stored in the FIFO memory 232 and the local decoded output is stored in the FIFO memory 233 by way of the output bus 231.

[0017] The FIFO memories 232 and 233 are buffer memories of FIFO configuration. Feedback data consisting of the output data and local decoded data are read out of the output ports 29 and 30 at the read control timing for the assigned area produced from the video frame signal, and a piece of video frame local decoded data and coded output

55 data in compliance with the scanning order are produced.

[0018] The data memory 226 which is controlled by the output of the address generator 227 is used by a work memory which is necessary for the process of the pipeline arithmetic unit 225 and a table which stores constants. The mode register 228 consists of a register file including registers for loading immediate values from the decoder 245.

[0019] This digital signal processing apparatus is principally based on the foregoing area division parallel processing, and is intended such that each signal processing module 20 deals with a divided frame area independently on a realtime basis. When the digital signal processing apparatus is intended for the achievement of a coder as shown in Fig. 5, only portions excluding the variable-length coder 256, video multiplexer 257, transmission buffer 258 and coding controller 270 can be realized. Namely, it is not suitable for a continuous process in one video frame, and is limited to the inter-frame coding loop process ranging from the input frame buffer 251 to the block identifier 253, coder 254, local decoder 260, coding frame memory 263, and to the motion compensator 265 useful for data completely divisible within a frame.

[0020] Since each signal processing module 20 implements the same process for each frame, the processing program stored in the instruction memory 243 can be a single program. When a frame is divided into M areas (M is an integer greater than or equal to 1), the number of process cycles Nc per pixel which can be dealt with on a realtime basis by one signal processing module 20 is given by the following calculation.

$$Nc = Mc \cdot Tf/Mp \cdot Np \qquad \text{(clocks/pixel)}$$

where Mc is the frequency of machine cycle (Hz), Tf is the frame period (sec), Mp is the number of horizontal pixels in the assigned area, and Np is the number of vertical pixels in the assigned area.

[0021] On this account, if a frame is divided into four areas, for example, each having the assignment of a signal processing module 20, the number of process cycles Nc is increased by four fold, and it becomes possible for the video signal processing, which is required to be very fast, to be dealt with on a realtime basis by an increased number of relatively slow signal processing modules 20.

[0022] The conventional digital signal processing apparatus arranged as described above have the following problems for processing video signals.

(a) For the achievement of very fast processing, a frame must be divided into numerous small areas, however, certain signal process algorithms do not allow independent processes for areas below a certain minimal division size. Therefore, realtime processing can not be achieved by increasing the parallelism.

(b) Because of a fixed distribution of load to signal processing modules, the process time must be set to meet the longest one when each signal processing module has a different process time. Therefore, the system has an unnecessarily increased parallelism relative to the processing capacity.

(c) Data input and data processing each take one frame time, and data input and output each need a l-frame buffer memory, resulting in a longer time lag and an increased memory capacity. Therefore, the system involves a significant loop delay in feedback control and the like, and it is difficult to realize the coding controller 270 in Fig. 5 for example.

(d) Since the system is intended for a complete parallel processing, it cannot perform such a process as scanning the entirety of a same frame horizontally.

[0023] Fig. 6 is a block diagram of the conventional digital signal processing system disclosed in the proceeding (No. S10-1) of the 1986 annual convention of the communication department of The Institute of Electronics and Communication Engineers of Japan. In the figure, indicated by 31 is a dual-port internal data memory (will be termed 2P-RAM) capable of reading and writing two sets of data simultaneously, 32 is an address generator which calculates the address of read data or write data, 33 is a data bus used for the internal transfer of data related to computation, 34 and 35 are selectors which select data in the 2P-RAM 31, 36 is a register which holds computation data selected by the selector 34, 35 is a register which holds computation data selected by the selector 35, 38 is a multiplier, 39 is a register which holds the output of the multiplier 38, 40 is a selector which selects the output of the register 36 or accumulators (ACC0 - ACC3) 44, 41 is a selector which selects the output of the registers 39 or 37, 42 is an arithmetic/logic unit which performs computations for the outputs of the selectors 40 and 41, and 43 is a selector which selects the output of the arithmetic/logic unit 42 or data in an external data register 46. The accumulators 44 are used to hold the output of the arithmetic/logic unit 42 for cumulative computations. The external data register 46 is to hold data from an external data memory 47. Indicated by 45 is an external address register which holds address data provided by the address generator 32 and transfers it to the external data memory 47.

[0024] Next, the operation will be described. This signal processing system based on a digital signal processor performs command fetching and decoding for the preset microprogram, data reading, computation, and computation result writing, in a parallel pipeline processing mode. The following describes the operation of 3-input-1-output computation.

[0025] The arithmetic/logic unit, multiplier, address generator, data memories and selectors are controlled in the microcommand mode.

[0026] Arithmetic operations for two inputs, including addition, subtraction, maximum evaluation, minimum evaluation, etc. are expressed generically by a⊕b, and a multiplication operation for two inputs is expressed generically by

4

a x b, where a and b are independent data.

[0027] The arithmetic operations and multiplication are combined to form 3-input-1-output operations, and they are defined by the following expressions.

$$Z_i^1 = (ai \oplus bi) \times ci \qquad (1)$$

$$Z_i^2 = (ai \times bi) \oplus ci \qquad (2)$$

where i = 1 to N, and ai, bi and ci are sets of independent data stored in the 2P-RAM 31.

[0028] Fig. 7 shows the sequence of process for implementing the 3-input operation of the form of expression (1) by the digital signal processing system, for example, shown in Fig. 6.

[0029] The data address generator 32 sets up the starting addresses for two data sets $\underline{A}$ and $\underline{B}$, and selects the simple incremental mode. Then the two data sets $\underline{A}$ and $\underline{B}$ are loaded through the selectors 34 and 35 into the registers 36 and 37. The selectors 40 and 41 select the registers 36 and 37, respectively, so that the arithmetic/logic unit 42 implements the arithmetic operation ai⊕bi. The selector 43 selects the arithmetic/logic unit 42 to hold the operation result temporarily in one of accumulators (ACC0 - ACC3) 44, and the resultant data is sent over the data bus 33 and through the external register 46 and stored in the external memory 47, which addressing mode is the simple incremental mode because of it being linked to one of addresses for the 2P-RAM 31 in the address generator 32.

[0030] In the subsequent step ST3, the data address generator 32 sets up the starting addresses of the data set $\underline{C}$ and data set ai⊕bi, and ci data is read out of the 2P-RAM 31 to the register 36. The selector 35 selects the data bus to load the data of ai⊕bi in the external memory 47 into the register 37. In this case, in order to have a coincident timing of reading for the data set $\underline{C}$ and data set ai⊕bi, step ST4 needs to expend two cycles of useless command reading for the external memory in advance.

[0031] The two sets of data are rendered multiplication by the multiplier 38 in step ST5, and the result is stored in the register 39. In the next cycle, the resultant data is passed through the arithmetic/logic unit 42 and, after being held temporarily in one of the accumulators (ACC0 - ACC3) 44, transferred over the data bus 33 to the 2P-RAM 31.

[0032] These operations are carried out in parallel on the basis of the pipeline process, and the operations from the reading of 2P-RAM 31 until the storing of the process result in the external memory 47 for N pieces of data sets will take N + 3 machine cycles in the case of an arithmetic operation.

[0033] The steps of operations are listed in the following Table 1 and Table 2. Table 1 is for the operation of ai⊕bi and the transfer of the result to the external memory 47, and Table 2 is for the reading the resultant ai⊕bi from the external memory 47, the operation of (ai⊕bi)·ci, and the transfer of the result to the 2P-RAM. In both tables, symbol "x" represents an indefinite value. Storing in the external data register 46 completes in machine cycle N + 3 in both tables, and the external data register 46 is read uselessly in machine cycle 0 (two machine cycles) in Table 2.

Table 1

Machine cycle	Register 36	Register 37	Register 39	acc	External data register 46
1	a_1	b_1	x	x	x
2	a_2	b_2	$a_1 \times b_1$	$a_1 \oplus b_1$	x
3	a_3	b_3	$a_2 \times b_2$	$a_2 \oplus b_2$	$a_1 \oplus b_1$
4	a_4	b_4	$a_3 \times b_3$	$a_3 \oplus b_3$	$a_2 \oplus b_2$
...	...	...	...	...	...
N	a_N	b_N	$a_{N-1} \times b_{N-1}$	$a_{N-1} \oplus b_{N-1}$	$a_{N-1} \oplus b_{N-2}$
N + 1	x	x	$a_N \times b_N$	$a_N \oplus b_N$	$a_{N-1} \oplus b_{N-1}$
N + 2	x	x	x	x	$a_N \oplus b_N$
N + 3	x	x	x	x	x

Table 2

Machine cycle	Register 36	Register 37	Register 39	acc x	External data register 46
0	x	x	x	x	$a_1 \oplus b_1$
1	$a_1 \oplus b_1$	c_1	x		$a_2 \oplus b_2$
2	$a_2 \oplus b_2$	c_2	$(a_1 \oplus b_1) \times c_1$		$a_3 \oplus b_3$
3	$a_3 \oplus b_3$	c_3	$(a_2 \oplus b_2) \times c_2$		$a_4 \oplus b_4$
...	...	...	...		...
N	$a_N \oplus b_N$	c_N	$(a_{N-1} \oplus b_{N-1}) \times c_{N-1}$		x
N + 1	x	x	$(a_N \oplus b_N) \times c_N$		x
N + 2	x	x	x		x
N + 3	x	x	x	x	x

[0034] Next, after two useless reading cycles of the external memory 47 for timing purposes, multiplication is carried out for N pieces of data sets and the results are stored in the 2P-RAM 31. These operations take N + 3 machine cycles, which are added by two command cycles for address initialization, and a total of 2N+10 cycles are expended. An operation of expression (2) also takes 2N + 10 cycles. Accordingly, it will be appreciated that if a 3-input-1-output operation is conducted for N pieces data sets using a processor with the ability of 2-input operation at most, it will take about 2N machine cycles (provided that N is sufficiently large).

[0035] The following describes the cumulative operation for the results of the foregoing 3-input-1-output computation.

$$S = \sum_{i=1}^{N} (a_i \oplus b_i) \times c_i \qquad \ldots (3)$$

$$S = \sum_{i=1}^{N} (a_i \times b_i) \oplus c_i \qquad \ldots (4)$$

In the case of expression (3), the multiplication result for $a_i \oplus b_i$ and c_i (output of register 39) and the intermediate cumulative value are entered to the arithmetic/logic unit 42, and the result of summation is entered back to the same accumulator 44 through the selector 43. Thereby, the process takes 2N + 10 cycles unchanged.

[0036] In the case of expression (4), the data sets $(a_i \times b_i) \oplus c_i$ which have been stored temporarily in the 2P-RAM 31 are read out sequentially and summed by the arithmetic/logic unit 42, and therefore the process needs another N cycles, resulting in a total of 3N + 10 cycles.

[0037] The conventional digital signal processing system is formed as described above, and therefore for a 3-input-1-output operation of three independent data sets, it performs two times of 2-input-1-output operation. In addition, the process time is further extended for address control, memory transfer and other processes.

[0038] Fig. 8 is a diagram showing in brief the image coding transmitter which implements the conventional motion compensatory operation method disclosed in an article entitled "Dynamic Multistage Vector Quantization for Images", journal of The Institute of Electronics and Communication Engineers of Japan, Vol. J68-B, No. 1, pp. 68 - 76, Jan. 1985. In the figure, indicated by 1 is an input signal of image data formed of a plurality of consecutive frames on the time axis, 52 is a motion compensator which produces a prediction signal on the basis of the resemblance computation of correlation between the current frame represented by the input signal 1 and the previous frame represented by a previous frame signal 53 which is the previous reduced signal 1, 54 is motion vector information provided by the motion compensator 52 indicative of the position of a prediction signal block, 55 is a prediction signal produced by the motion compensator 52, 56 is a coder which codes the difference between the input signal 1 and prediction signal 56, 57 is a decoder which decodes the signal coded by the coder 56, and 58 is a frame memory which stores data reproduced through the summation of the signal from the decoder 57 and the signal from the motion compensator 52.

[0039] The performance of the foregoing arrangement will be described in connection with Fig. 9. The motion compensation process is to calculate for the input signal 1 the amount of distortion between a 11-by-12 block located in a specific position in the current frame shown in Fig. 9(A) and M pieces of blocks in the search range S in the previous frame shown in Fig. 9(B) to evaluate the position of the block y providing a minimal distortion relative to the position of the input block, i.e., motion vector V, and to recognize the signal of the minimal distortion block as a prediction signal.

[0040] The number of motion vectors V under search within the search range S in the given frame is assumed to be M (an integer greater than 1). The amount of distortion of the position of a specific motion vector V between the previous frame blocks and the current input block is calculated as a sum of absolute values of differences as follows.

$$di = \sum_{h=1}^{K} |y_{ih} - x_h| \qquad \ldots (5)$$

where input vectors $x = \{x_1, x_2, \ldots, x_k\}$, search object blocks $y_i = \{y_{i1}, y_{i2}, \ldots, y_{ik}\}$, $i = 1, 2, \ldots, M$, and M and K are fixed

values. The motion vector V is evaluated as follows.

¥ ♦ $V = Vi \{min di \mid i = 1, 2, ..., M\}$ (6)

[0041]   Fig. 10 shows the sequence of operations for detecting the motion vector V. Step ST11 calculates a distortion di at each of K pieces of sampling points on the basis of expression (5), and the next step ST12 compares the di with the minimal distortion D at position I, and, if di < D, the variables are replaced to be D = di and I=i. These operations are repeated for the number of search vectors, i.e., the operational process of expression (6), to determine the final minimal distortion D and its position I.

[0042]   These operations must be completed within the period of each frame entered successively, and therefore a high-speed digital signal processor is required.

[0043]   As an example, the digital signal processing system shown in Fig. 6 is used to carry out the motion compensation process. In this case, the multiplication-sum operation takes place KxM times for each input block, and the number of machine cycles is the total time expended by M times of processes including comparison and updating. Generally, the number of cycles for comparison and updating is small enough as compared with that of the multiplication-sum operation, and the volume of motion compensation operation for one block is virtually equal to KxM machine cycles.

[0044]   However, since these operations are determined from the time corresponding to the period of frames entered successively, parallel processing will be needed for the mass multiplication-sum operations to be performed in a short time, depending on the operation process cycle time of a particular digital signal processor.

[0045]   The conventional motion compensation scheme is implemented as described above, and in order to ensure the operation time for an enormous volume of operations when carried out using a digital signal processor, the processor needs to have parallel processings, resulting in an increased complexity and scale of hardware structure.

[0046]   Peter Vary in "VLSI SIGNAL PROCESSORS: ARCHITECTURES AND APPLICATIONS" published in PRO-CEEDINGS COMPEURO 87, 11 May 1987, Hamburg, Germany, pages 78 - 83" gives an overview of available digital signal processors at the time of his report. As an example he presented in this article the single chip PCB5010 from Philips/Valvo in more detail. He provides an overview of the arithmetic, data buses, memories, input/output, program control and technology of several digital signal processing devices which were available at the time of this article. The basic features of the chip which is described in more detail, i.e. said DSP PCB5010 are as follows:

[0047]   Harvard structure with two 16 bit busses, two's complement 16x16 bit multiplier with a 40-bit accumulator and with multi-precision support, 16-bit two operand ALU with multi-precision support and division step, program memories with a RAM of 37x40 and ROM of 987x40, data memory of RAM (2x128x16) and ROM (512x16), three independent address calculation units (ACUs), 16-bit parallel bidirectional I/O, 12-bit address port + 4 page bits, 4 independent serial ports (2xIn, 2xOut), maskable interrupt, 4 user input flags, 5 level stack.

[0048]   The structure of the DSP PCB 5010 is shown in figure 23.

[0049]   The report from Kenji Kaneko et al. titled "A 50ns DSP with Parallel Processing Architecture" which has been published in IEEE International Solid-State Circuits Conference, vol. 30, no. 1, February 1987, New York, US, pages 158 - 159 is directed towards a digital signal processor suitable for image processing. The processor architecture has a two-level instruction hierarchy, multi-bank data cash, multi-bus, two-dimensional addressing and bit operation. The architecture of the DSP disclosed in this document is shown in Fig. 24.

SUMMARY OF THE INVENTION

[0050]   The present invention is intended to overcome the foregoing prior art deficiencies, and a prime object to provide a digital signal processing apparatus which uses the multiprocessor parallel configuration to its maximal processing ability.

[0051]   Another object of this invention is to provide a digital signal processing apparatus which eliminates the need of address control for storing the intermediate result and transfer to the memory, thereby executing fast 3-input-1-output operation.

[0052]   In order to achieve the above objectives, the inventive digital signal processing apparatus comprises a first through third address generators which generate independently addresses for read data; a fourth address generator which generates write address information indicative of a write data destination and address; a first through third data memory, from which data are read out in accordance with addresses of said first through third address generators and to which data are written in accordance with address information of said fourth address generator; an operator which performs an arithmetic/logic operation for a pair of data selected by a first selector group under control of microprogram from among a first data pair consisting of data of said first data memory and data of said second data memory and a second data pair consisting of data of said third data memory and output data of a multiplier; a second selector group which selects one of said first data pair, and a third data pair consisting of data of said third data memory and output

data of said operator under control of said microprogram so that a selected data pair is subjected to a multiplication operation by said multiplier; an output selector which selects one of the output of said operator and the output of said multiplier and transfers the selected output data over a data bus to said first data through third data memories or an external circuit; and an accumulator which provides an output for the addition operation by an adder for cumulation of output value, holds cumulatively the result of addition by said adder, and transfers the output as write data to said first through third data memories or an external circuit.

BRIEF DESCRIPTION OF THE DRAWINGS

[0053]

Fig. 1 is a block diagram showing the multiprocessor system of a conventional digital signal processing apparatus;
Fig. 2 is a diagram explaining the assigned areas of the processors shown in Fig. 1;
Fig. 3 is a block diagram showing the arrangement of other conventional digital signal processing apparatus;
Fig. 4 is a block diagram showing in detail the arrangement of the signal processing module shown in Fig. 3;
Fig. 5 is a block diagram showing the algorithm of the high-efficiency coder for a moving image;
Fig. 6 is a block diagram showing the arrangement of a third conventional digital signal processing apparatus;
Fig. 7 is a flowchart showing the process of 3-input arithmetic operation using the digital signal processing apparatus shown in Fig. 6;
Fig. 8 is a block diagram showing in brief the arrangement of the image coding transmitter which carries out the conventional motion compensative operation method;
Fig. 9 is a diagram used to explain the conventional motion compensative operation method;
Fig. 10 is a flowchart showing the operational process for detecting a motion vector in the conventional motion compensative operation method;
Fig. 11 is a block diagram showing the digital signal processing apparatus based on the first embodiment of this invention;
Fig. 12 is a diagram explaining the area assignment for the processors shown in Fig. 11;
Fig. 13 is a block diagram showing the arrangement of the digital signal processing apparatus formed by connecting in cascades a plurality of digital signal processors (DSP blocks) shown in Fig. 11;
Fig. 14 is a diagram showing the concept of process of each DSP block shown in Fig. 13;
Fig. 15 is a block diagram showing the digital signal processing apparatus based on the second embodiment of this invention;
Fig. 16 is a block diagram showing the internal arrangement of the signal processor shown in Fig. 15;
Fig. 17 is a diagram explaining the concept of control operation of the digital signal processing apparatus shown in Fig. 15;
Fig. 18 is a diagram explaining the relation between parameter data and processing block data in the digital signal processing apparatus shown in Fig. 15;
Fig. 19 is a diagram showing the correspondence between data blocks and a frame;
Fig. 20 is a block diagram of the arrangement in which a plurality of digital signal processors are included in the digital signal processing apparatus shown in Fig. 15;
Fig. 21 is a block diagram showing the digital signal processing apparatus based on another embodiment of this invention;
Fig. 22 is a flowchart showing the operational process of the digital signal processing apparatus shown in Fig. 21;
Fig. 23 is a schematic diagram of the pre-known digital signal processor PCB 5010 from Philips/Valvo; and
Fig. 24 is a block diagram of a convential digital signal processor from Hitachi.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0054] Specific embodiments of the present invention will now be described with reference to the drawings.

[0055] Fig. 11 shows, as an embodiment of this invention, an example of the image coder of the digital signal processing apparatus. In the figure, input data 1 is entered to a first through third input memories 6. A task controller 7 estimates the number of valid pixels on the basis of the contents of the input memory 6, determines the distribution of coding process among a first, second and third DSPs 2, and issues control signals as address control signals 8 to the DSPs 2. Upon receiving the address control signals 8, the first, second, and third DSPs 2 issue addresses 9 to respective first, second and third input memories 6 to fetch data 10 assigned for processing, and implement the coding processes based on the preset program. Upon completion of processes, the first, second and third DSPs 2 store processed data in an output memory 11, which, after reading the whole data of the DSP block, sends the processed data to the next DSP block.

[0056] In this case, each DSP 2 is controlled by the task controller 7 so that all DSP 2 have even numbers of valid pixels assigned, and therefore the image coding process time is controlled so that the difference of process times among the DSPs 2 is minimal. Namely, in case of coding an image with numbers of valid pixels as shown in Fig. 12 (b), an area A having a relatively small number of valid pixels is enlarged to A', an area C having a relatively large number of valid pixels is also enlarged to C', and an area B having a larger number of valid pixels is reduced to B', as shown in Fig. 12(a), by the task controller 7. The task controller 7 issues the address control signals 8 corresponding to the assignment distribution to the first, second and third DSPs 2.

[0057] For example, in response to the issuance of the address control signal 8 for coding the image data of area A to the first DSP 2, it produces the address 9 for the area A' in the first input memory 6 to fetch data and implements the image coding process by following the prescribed program. Similarly, the second and third DSPs 2 are directed to carry out the image coding processes for the areas B' and C', respectively. Consequently, the first, second and third DSPs 2 have their numbers of valid pixels EA', EB' and EC' for coding virtually made even, i.e., the same quantity of image data to be processed, as shown in Fig. 12(b). As a result, the maximum volume of process M' dealt with by the inventive apparatus becomes sufficiently less than that M of the conventional apparatus, and the process time required for each DSP block is reduced.

[0058] Fig. 13 shows the inter-frame coder constructed by a serial connection of DSP blocks in three stages. Each DSP block performs the process shown in Fig. 14. The first DSP block 12 enters upon the input data 1 and, after producing a differential signal, implements the valid/invalid judgment, evaluates the distribution of the numbers of valid pixels in the image data, and sends the information to the task controller 7. Based on the information, the task controller 7 issues address control signals 8 for dictating such address adjustment that the DSPs in the second DSP block 13 have even assignments of data. Each DSP in the second DSP block 13 implements the process by adjusting the read address as described above. The third DSP block 14 is designed to operate identically.

[0059] Although in the foregoing embodiment the DSP process assignment areas are controlled on the basis of the valid pixel distribution among areas in image data, the present invention is not confined to this scheme, but feedback DSP assignment control based on the general quantity distribution of transmitted information is also possible, for example.

[0060] A second embodiment of this invention will be explained with reference to the drawings. Fig. 15 shows an example of the configuration of a digital signal processing apparatus, the second embodiment of this invention. In the figure, 301 is a data flow control section (D F C) working as a control means; 302 are control parameter data output from the data flow control section 301; 303 is a common memory (C M) which stores feedback data, a large capacity data and table, etc.; 304 is a task table (T B) which stores a processing status of each signal processor element (P E) 318; 305 is a common bus (C-BUS) which has the function as a status communicating means consisting of a bus connected to the common memory 303, the task table 304 and each signal processor element 318; 306 is a video frame synchronizing signal (F p) which discriminates the starting point of a video frame to be supplied to the data flow control section 301 in the case of inputting video signals etc.; 307 are feedback data (F b) which inform the data flow control section 301 of the occupying status, data quantity of a sending buffer etc. and finishing of one frame data processing etc. output from an output control section 308 described later; 308 is an output control section (O C) provided with a buffer memory for outputting data at a certain constant speed in restructuring processed blocks output from a plurality of signal processor elements (P E) 318 for example in the scanning order in a video frame; 309 is an input terminal of analog signals; 310 is an A/D converter; 311 are digitized input data; 312 is a parameter memory (P M) consisting of dual port memories; 313 is an input frame buffer consisting of dual port memories for functioning as a block formation means by memorizing input data 311 temporarily; 314 is a bus connecting the parameter memory 312 to the signal processor elements 318; 315 is a bus connecting the input frame buffer 313 to the signal processor elements 318 in order to supply data in a block unit; 316 is a common bus input/output port connected to the common bus 305; 317 is an interruption control port for sending/receiving timing control signals from the data flow control section 301; 318 are individual signal processor elements (P E) and these signal processor elements are provided with software which functions as a starting means, and these signal processor elements are mutually connected with buses 314 and 315, and said last stage signal processor element 318 and the output control section 308 are also connected with buses 314 and 315; 319 is an output terminal through which data are output at a certain constant speed and timing from the output control section 308; 320 is a multiprocessor module comprising the parameter memory 312, the input frame buffer 313 and a plurality of signal processors 318 connected in series through the buses 314 and 315, for example.

[0061] The data flow control section 301 has a judgment means which scans the task table 304 at a certain constant cycle and judges the processing conditions of individual signal processor elements 318. The data flow control section 301 also has a control means which based on the result of the judgment means decides if each signal processing module can process the next signal process block and when the processing is found to be possible it makes process start by sending out an interruption signal to the interruption control port 317 and when the processing is found to be impossible it instructs the transfer of the signal process block to another signal processing module which can process

the block. When a parallel processing of a constant cycle, in which the task table 304 is scanned, is to be done the scanning period shall be the number of parallelness times of the input cycle of the signal process block, and when a series processing is to be done the scanning period shall be l/n of the input cycle; thus by the synchronization with the input data frame (for example a video frame) the matching with the real time can be maintained.

[0062] Fig. 16 shows an example of the internal constitution of the signal processor elements 318 as shown in Fig. 15. In the figure, 330 is a terminal to which the common bus input/output port 316 is to be connected; 331 is a terminal to which the interruption control port 317 is to be connected; 332 is a terminal to which the buses 314 and 315 are to be connected; 333 is similarly a terminal which connects the buses 314 and 315 between the adjacent signal processors; 334 is an external bus control section (BUS-CONT) with the function as a competitive control means to control the make/break of the common bus 305 through the bus 316; 335 is a bus for loading a writable control storage (W C S) 336, which memorizes a signal processing program, from the external bus control section 334 at an initial time; 337 is a BUSREQ which requires the connection of the common bus 305 to the external bus control section 334; 338 is a BUSACK which denotes the permission for the BUSREQ 337; 339 are command codes which are successively read out from the writable control storage 336 according to the signal processing program; 340 is a digital signal processor (D S P) which execute data processing; 341 is an INTACK which informs an interruption control section (INTER-CONT) 345 of the reception of an interruption from the digital signal processor 340; 342 is, on the contrary to it, an INTREQ which informs the digital signal processor 340 of the requirement of an interruption; 343 is a bus to connect an internal bus 344 to the common bus 305 through the external bus control section 334, and the internal bus 344 is directly connected to the digital signal processor 340; 345 is an interruption control section (INTR-CONT) which processes an interruption signal from the data flow control section 301; 346 is a bus which writes the parameter of a processed data block on a dual port memory 349 through the internal bus 344; 347 is similarly a bus which writes processed block on the dual port memory 349; 348 is a bus which connects a work memory in the dual port memory 349 and the internal bus 344; 349 is a dual port memory provided with a parameter memory, data memory and work memory which outputs data to the adjacent signal processor element 318 through the terminal 333 and buses 314 and 315.

[0063] Fig. 17 explains the internal control operation of the digital signal processing apparatus shown in Fig. 15, and the same parts as those shown in Fig. 15 are given the same symbols; the explanation of them is therefore omitted.

[0064] In the figure, 351 is a block which shows analytical operation of a parameter inside the signal processor element 318; element 318; 352, 353, 354 are blocks which show the operation of individual signal processing subroutines A, B and C according to the parameter of each of them; 355 is a block which shows the contents of a parameter memorized in the dual port memory 349; 356 is a block which shows the contents D of processed block data memorized in the dual port memory 349.

[0065] Fig. 18 explains an example of the relation between the parameter data and process block data until a data block is successively given a series of function processes and an output result is obtained through series and parallel processes of block units executed in the digital signal processing apparatus shown in Fig. 15. In the figure, 360 is a block address (B A D) showing the position of an input block in a frame; 361 is a processing number (PN) showing the kind of a process to be given to said block; 362 is a flag (PFLG) which discriminates the result of the process; 363 is a data block in which for example eight subblocks are combined to form a block.

[0066] Fig. 19 shows an example of correspondence between the data block 363 shown in Fig. 18 and one video frame when a picture coding process is performed in this system. In the figure, 365 is one video frame; 366 is a data block when a picture is divided into 16 lines x 16 pixels; 367 is a subblock which is obtained when the block is further divided into 8 blocks of 4 lines x 4 pixels.

[0067] An explanation of the operation based on Fig. 15 is given in the following. Input data 311 digitized by an A/D converter 310 are memorized in an input frame buffer 313 being scanned in a raster form in synchronization with a video frame synchronizing signal 6, for example. Input data 311 memorized in the input frame buffer 313 are added to initial parameter data 302 by the data flow control section 301 by blocks and the parameter data 302 are memorized in the parameter memory 312. These parameter memory 312 and input frame buffer 313 consist of dual port memories and writing/reading is simultaneously possible between two independent ports.

[0068] Data blocks are read from the input frame buffer 313, and the parameter is read in a data block unit from the parameter memory 312. Data blocks and parameter are sent through the buses 314 and 315 to the signal processor 318 element where they are given the first process of a series of functional processes in a block unit. Next, the results and the rewritten parameters are written in the dual port memory 349 in the signal processor element 318. It is the basic function of a processor module 320 to execute processes successively between the adjacent signal processor elements 318 and to execute a pipeline processing for each block unit.

[0069] When a processing is executed for each block unit, if a feedback data such as coded previous frame data are to be referred to, feedback data are input to the common memory 303 connected to the common bus 305 and memorized. The process of a new video frame is performed by such processing that the other signal processor 318 than the one which data have written through common bus 305 refers the common memory 303. If the writing of the feedback data of the previous frame is not completed in the proper position in the common memory 303, the execution

time of the process shall be specified.

[0070] When the processing of a unit (block processing) is finished, each signal processor element 318 memorizes the status showing the completion of the present processing in the task table 304, and wait the next processing. The data flow control section 301 scans the task table 304 and when the processing of the former stage signal processor element 318 is completed, it sends out an interruption signal to said signal processor element 318 and start the next processing. By repeating the operation, the execution of the operation control of each signal processor element 318 is performed.

[0071] To conduct parallel processing in a block unit for each processor module 320, the data processing condition in the input frame buffer 313 of each processor module 320 is detected with the status information of the initial stage signal processor 318 and individual block data are distributed by proper load distribution and input to each multi-processor module 320.

[0072] These results are shown by the control parameter data of the initial stage and the signal processor element 318 discriminates the processing for the block by deciphering the above results and executes a proper processing. Among these processings there are for example functional processors such as a block identifier 253, a coder 254, a local decoder 260, an inter-frame subtracter 252, a motion compensator 265, an inter-frame adder 261, a variable length coder 256, and besides them a processing which performs only load distribution such as a processing of transferring block data is included.

[0073] In the data flow control section 301, it is possible to make an arbitrary signal processor 318 undertake an arbitrary processing by controlling the first stage parameter; owing to such performance as mentioned above the load can be so distributed to signal processor elements 318 as to make them work efficiently as much as possible.

[0074] The output control section 308 reconstitutes processed blocks which are output at random times into for example a scanning order of an input video frame and produces a resultant output for an output terminal 319 and also produces feedback data 307 to inform the data flow control section 301 of these data.

[0075] The output control section 308 takes charge for example of a video multiplex section 257 and a transmitting buffer 258 shown in Fig. 5, and it outputs a feedback signal 269 from the transmitting buffer 258 to a coding control section 270 which takes charge of the data flow control section shown in Fig. 15.

[0076] The data flow control section 301 takes charge of the functions of above-mentioned load distribution and the coding control section 270 as shown in Fig. 5, and finds the block identification control signal 273 and coding control signal 274 and multiplex them in the control parameter data for the execution of the whole characteristic control. Refer to Fig. 16; the processing of a single signal processor element 318 is started by the interruption from the data flow control section 301, and the contents of the parameter memory 312 is input to it through an internal bus 344. On the basis of the discrimination result of the contents, the processing of one unit of block data is performed by a digital signal processor 340.

[0077] The result and rewritten parameters are written in a dual port memory 349, and the status is set in the task table 304 through an external bus control section 334; thus the preparation for the next process is ready. An interruption control section 345 interfaces the interruption from the data flow control section 301 with the digital signal processor 340. The parameter and the data written in the dual port memory 349 are read by an adjacent signal processor element 318 which is connected to a terminal 333, and the next stage process is given.

[0078] Fig. 17 shows the flow of these processes performed by the data flow control section 301, and it shows the relation between the control of writing/referring of feedback data to the common memory 303 and the control of status writing in the task table 304 by the data flow control section 301 through the common bus 305, and the start processing control in the signal processor element 318 by a parameter analyzer 351.

[0079] Fig. 18 shows the rewriting of the contents of control parameter data 302, which are added corresponding to an input block data 363, and the flow of these processes. A block address which shows for example the position in a frame or time sequential order of a block, and a flag 362 which is referred to on the kind of the next process and the contents of the next process are contained in the control parameter data 302. The block address 360 is used for the discrimination of a special process in a certain case for example with an end point in a picture or for the restructure of data in the output control section 308 when a process is finished. The flag 362 shows for example the results etc. of coding control information 271, a block identification control signal 273, coding control signal 274, and a block identifier 253 as shown in Fig. 5. Input block data 363 are set to have the minimum size handled in a unit processing. The motion compensator 265 shown in Fig. 5 has a block of 16 x 16 size and after the block identifier 253 blocks of 4 x 4 sizes are handled. In such a case as mentioned above where a block size differs for each unit processing, block sizes are arranged to have matching between a maximum block size and a subblock size contained in it. In this case, eight pieces of 4 x 4 blocks are combined to constitute a 16 x 16 block. When coding of a picture is performed, this block corresponds to a small picture element made by dividing an ordinary one frame into small square picture elements.

[0080] Fig. 19 shows an example where one video frame 365 is divided into a block 366 and subblocks 367.

[0081] In the above embodiment, a signal processor element 318, which has a single digital signal processor 340, is shown but when a higher speed processing is preferable a hierarchical structure combined with a plural number of

digital signal processors can be used. The constitution of the signal processor element 318 in the case of the hierarchical structure is shown in Fig. 20. In this case, as the load for the data flow control section 301 increases a local data flow control section 370, a local common memory 371, and a local task table 372 are provided inside the signal processor 318 in order to locally execute the optimum load distribution inside the signal processor. The data flow of the digital signal processor 340 which is connected to a local common bus 373 is the same as that shown in Fig. 15 except that the operation is executed inside the signal processor 318.

[0082] In the above embodiment, a series/parallel structure is adopted but in some case a complete parallel or complete series structure is effective according to the purpose of a signal processing and a real time processing could be possible.

[0083] The other embodiment of this invention is explained with reference to Fig. 21. In Fig. 21, 420, 421 and 422 are address generators for readout data; 423 is an address generator for writing data; 424, 425 and 426 are data memories, and address data generated by the address generator 423 are input to these memories; 427, 428 and 429 are data buses which transfer readout data from the data memories 424, 425 and 426; 430, 431 and 432 are registers for holding data transferred from data buses 427, 428 and 429; 433 is a register to hold the output of the register 432; 434 is a selector to select the output of the register 430 or that of the register 433; 435 is a selector to select the output of the register 431 or that of the register 441; the selector 434 and the selector 435 constitute a first selector group; 436 is a selector to select the output of the register 430 or the output of a register 439; 437 is a selector to select the output of the register 431 or the output of the register 433; the selector 436 and the selector 437 constitute a second selector group; 438 is an operator which operates by inputting the output of the selectors 434 and 435; 440 is a multiplier which performs multiplication by inputting the output of selectors 436 and 437; the register 439 is the one to hold the output of the operator 438; a register 441 is the one to hold the output of the multiplier 440; 442 is a selector which selects the input from the register 439 or the input from the register 441 and outputs it; 443 is an adder which adds the output of the output selector 442 and the output of an accumulator 444 and outputs to said accumulator 444; 445 is a data bus to transfer output data of the accumulator 444 and the output selector 442; 446 is an interface circuit which performs outputting/inputting of data to/from external circuits; 451 - 453, 461 - 463, 471 - 473 denote signal lines which output the output of data memories 424, 425 and 426 to data buses 427, 428 and 429.

[0084] The following are the explanation of operation. In Fig. 21, assume that data series with N elements, $\underline{A}$ = (aili = 1 to N), $\underline{B}$ = (bili = 1 to N), $\underline{C}$ = (cili = 1 to N) are previously stored respectively in the data memory 424, data memory 425, and data memory 426.

[0085] Under the conditions above, the operation when the operation of three inputs and one output is performed is shown below. The operation processing flow is shown in Fig. 22.

[0086] To begin with, at a step ST31, top addresses of three series of input data and of an output result storing memory are initially set by address generators 420, 421 and 422. After that the address generators are assumed to take simple increment actions.

[0087] The data memory 424 corresponds to the address generator 420; the data memory 425 corresponds to the address generator 421; the data memory 426 corresponds to the address generator 422. Individual data memories 424, 425 and 426 readout data based on the addresses of address generators 420, 421 and 422.

[0088] Data are input to three data buses 427, 428 and 429 (X-BUS, Y-BUS, Z-BUS) respectively from data memories 424, 425 and 426, so that for the outputting of each of these data memories 424, 425 and 426 to a specified data bus, only one bus out of three is controlled to be effective, and the other two are controlled to be in the state of a high impedance. In this case, the output of data buses is limited to that of the one which is made to be effective. For example, when $\underline{A}$ data series is to be input to the register 430, the $\underline{A}$ series data are output to the signal line 451, and the signal lines 461 and 471, which output data from other data memories 425 and 426 to the data bus 427, are in the state of a high impedance. The same thing goes for other data buses.

[0089] Each of these data series are set respectively in the registers 430, 431 and 432. Three data buses 427, 428 and 429 can select data from three data memories 424, 425 and 426, so that 3^9 kinds of data set combinations can be supplied to the registers 430, 431 and 432.

[0090] Two expressions as shown below are defined in the way of three input operation and then the processing method is shown in the following:

$$(a_i \oplus b_i) \times c_i \tag{7}$$

$$(a_i \times b_i) \oplus c_i \tag{8}$$

where $(x \oplus y)$ expresses an arithmetic and logic operation for finding results or values of addition, subtraction, maximum values or minimum values for two input data x, y, and $(x \times y)$ expresses multiplication. The explanation of operation

processing flow of the expression (7) is given in the Table 3. The mark of "X" in the table represents an unknown.

5

10

15

20

25

30

35

40

45

50

55

Table 3

Machine cycle	Register 430	Register 431	Register 432	Register 433	Register 439	Register 441	Output of output selector 442
1	a_1	b_1	c_1	×	×	×	×
2	a_2	b_2	c_2	c_1	$a_1 \oplus b_1$	×	×
3	a_3	b_3	c_3	c_2	$a_2 \oplus b_2$	$(a_1 \oplus b_1) \times c_1$	×
4	a_4	b_4	c_4	c_3	$a_3 \oplus b_3$	$(a_1 \oplus b_2) \times c_2$	...
...	...	...	...	...	...	...	...
N	a_N	b_N	c_N	c_{N-1}	$a_{N-1} \oplus b_{N-1}$	...	...
N + 1	×	×	×	c_N	$a_N \oplus b_N$	...	...
N + 2	×	×	×	×	×	$(a_N \oplus b_N) \times c_N$	...
N + 3	×	×	×	×	×	×	$(a_N \oplus b_N) \times c_N$

[0091] At a step ST32 a selector 434 selects the side of a register 430 and a selector 431 selects the side of a register 435. By the use of these two selected data (ai and bi) the operation (ai ⊕ bi) is performed with an operator 438, and the result is stored in a register 439. This value is output from the register 439 in the next step.

[0092] The data ci in the register 432 are delayed by the register 433 by one step. In the next step a selector 436 selects the side of the register 439 and a selector 437 selects the side of a register 433. By the use of these two data, (ai ⊕ bi) is multiplied by ci with the multiplier 440 and the result (ai ⊕ bi) x ci is stored in a register 441. This value is output from the register 441 in the next step. By an output selector 442's selecting the register 441, the data (ai ⊕ bi) x ci are sent to one of the data memories 424, 425 and 426 through a data bus 445 based on the address shown by the address generator 423.

[0093] In this invention, readout of data, execution of operation and writing of data are continuously executed by a pipeline processing, so that the control of each section can be operated in parallel. Therefore if the three input one output operation is executed for a data series with N elements, from the time when the first datum is readout until the time when the processing result of the last datum is written into a memory, the period of (N + 3) cycles are required.

[0094] The explanation of operation processing flow of expression (8) is given in Table 4. The mark "x" in Table 4 represents an unknown.

Table 4

Machine cycle	Register 430	Register 431	Register 432	Register 433	Register 439	Register 441	Output of output selector 442
1	a_1	b_1	c_1	x	x	x	x
2	a_2	b_2	c_2	c_1	x	$a_1 \times b_1$	x
3	a_3	b_3	c_3	c_2	$(a_1 \times b_1) \oplus c_1$	$a_2 \times b_2$	x
4	a_4	b_4	c_4	c_3	$(a_2 \times b_2) \oplus c_2$	$a_3 \times b_3$	$(a_1 \times b_1) \oplus c_1$
...	...	...	...	...	...	...	...
N	a_N	b_N	c_N	c_{N-1}	...	...	...
N + 1	x	x	x	c_N	$(a_N \times b_N) \oplus c_N$	$a_N \times b_N$	...
N + 2	x	x	x	x	x	x	...
N + 3	x	x	x	x	x	x	$(a_N \times b_N) \oplus c_N$

[0095]   The operation in which three input data are readout to registers 430, 431 and 432 is the same as that in the

case of expression (7). When the operation of expression (8) is executed, the selector 436 selects the side of the register 430 and the selector 437 selects the side of the register 431, and the operation (ai x bi) is performed by the multiplier 440 and the result is set in the register 441.

[0096] In the next step, the selector 434 selects the side of the register 433 and the selector 435 selects the side of the register 441, and the operation (ai x bi) ⊕ ci is executed by the operator 438 and the result is set in the register 439. In the next step, by the selector 442's selecting the side of the register 439 the selection result is written into one of the data memories 424 to 426.

[0097] Thus the case of the operation of expression (8) is the same as the case of expression (7), thereby the total processing time requires (N + 3) cycles.

[0098] In the case of the operation of two input one output, the value of (ai ⊕ bi) can be obtained through the procedure as shown in the following: the selector 434 selects the side of the register 430 and the selector 435 selects the side of the register 431 and after the operation is executed by the operator 438 the side of the register 439 is selected by the selector 442 in the next step. The value of (ai x bi) can be obtained through the procedure as shown in the following: the selector 436 selects the side of the register 430 and the selector 437 selects the side of the register 431, and after the execution of the operation with the multiplier 440 the selector 442 selects the side of the register 441 in the next step.

[0099] The processing speed in the case of three input one output is (2N + 10/N + 7) times of that of prior art, that is almost half times if N is a large number.

[0100] When a cumulative value is to be found in the three input one output operation, a cumulative value till a point on the way or an initial value is stored in the accumulator 444 and each one of the successive operation results is added to the cumulative value in the accumulator 444 with the adder 443 and the added result is stored in the accumulator 444 again. These processes are performed repeatedly. Processing cycles therefore are not increased due to cumulative operation.

Claims

1. A digital signal processing apparatus comprising a first through third address generators (420, 421, 422) which generate independently addresses for read data; a fourth address generator (423) which generates write address information indicative of a write data destination and address; a first through third data memory (424, 425, 426), from which data are read out in accordance with addresses of said first through third address generators (420, 421, 422) and to which data are written in accordance with address information of said fourth address generator (423); an operator circuit (438) which performs an arithmetic/logic operation for a pair of data selected by a first selector group (434, 435) under control of a microprogram from among a first data pair consisting of data of said first data memory (424) and data of said second data memory (425) and a second data pair consisting of data of said third data memory (426) and output data of a multiplier (440); a second selector group (436, 437) which selects one of said first data pair, and a third data pair consisting of data of said third data memory (426) and output data of said operator (438) under control of said microprogram so that a selected data pair is subjected to a multiplication operation by said multiplier (440); an output selector (442) which selects one of the output of said operator (438) and the output of said multiplier (440) and transfers the selected output data over a data bus (445) to said first data through third data memories (426) or an external circuit (446); and an accumulator (444) which provides an output for the addition operation by an adder (443) for cumulation of output value, holds cumulatively the result of addition by said adder (443), and transfers the output as write data to said first through third data memories (424, 425, 426) or an external circuit (446).

2. A digital signal processing apparatus according to claim 1, wherein said first through third address generators (420, 421, 422) have an auto-increment mode for addressing.

Patentansprüche

1. Digitalsignal-Verarbeitungsvorrichtung mit einem ersten bis dritten Adreßgenerator (420, 421, 422), welcher unabhängig Adressen zum Lesen von Daten erzeugt; einem vierten Adreßgenerator (423), welcher Schreibadreßinformationen erzeugt, die ein Daten-Schreibziel und eine Adresse angeben; einem ersten bis dritten Datenspeicher (424, 425, 426), aus welchen Daten entsprechend den Adressen der ersten bis dritten Adreßgeneratoren (420, 421, 422) ausgelesen werden, und in welche Daten entsprechend Adreßinformationen des vierten Adreßgenerators (423) geschrieben werden; einer Betriebsschaltung (438), welche eine aritmethische/logische Operation für ein Datenpaar ausführt, welches durch eine erste Auswahlvorrichtungs-Gruppe (434, 435) unter der Steuerung eines Mikroprogramms aus einem ersten Datenpaar, bestehend aus Daten aus dem ersten Datenspei-

cher (424) und Daten aus dem zweiten Datenspeicher (425), und einem zweiten Datenpaar, bestehend aus Daten aus dem dritten Datenspeicher (426) und Ausgangsdaten eines Multiplizierers (440) ausgewählt wird; einer zweiten Auswahlvorrichtungs-Gruppe (436, 437), welche eines der ersten Datenpaare auswählt und ein drittes Datenpaar aus Daten des dritten Datenspeichers (426) und Ausgangsdaten der Betriebsschaltung (438) unter der Steuerung

5   des Mikroprogramms, so daß ein ausgewähltes Datenpaar einem Multiplikationsvorgang durch den Multiplizierer (440) unterworfen wird; einer Ausgangs-Auswahlvorrichtung (442), welche eines der Ausgangssignale der Betriebsschaltung (438) und das Ausgangssignal des Multiplizierers (440) auswählt und die ausgewählten Ausgangs-daten über einen Datenbus (445) zu dem ersten bis dritten Datenspeicher (426) oder zu einer externen Schaltung (446) überträgt; und einem Akkumulierer (444), welcher ein Ausgangssignal für den Additionsvorgang durch einen

10   Addierer (443) zur Kumulierung von Ausgangswerten bereitstellt, das Ergebnis der Addition durch den Addierer (443) kumulativ hält und das Ausgangssignal als Schreibdaten zu dem ersten bis dritten Datenspeicher (424, 425, 426) oder einer externen Schaltung (446) überträgt.

2.   Digitalsignal-Verarbeitungsvorrichtung nach Anspruch 1,
15   bei welcher die ersten bis dritten Adreßgeneratoren (420, 421, 422) einen Auto-Erhöhungs-Modus für die Adressierung aufweisen.

Revendications

20

1.   Processeur de signaux numériques comprenant des premier à troisième générateurs d'adresse (420, 421, 422) qui génèrent indépendamment des adresses pour les données lues ; un quatrième générateur d'adresse (432) qui génère des informations d'adresse d'écriture indiquant une destination et adresse de données écrites ; des première à troisième mémoires de données (424, 425, 426) depuis lesquelles des données sont lues en fonction

25   des adresses desdits premier à troisième générateurs d'adresse (420, 421, 422) et dans lesquelles des données sont écrites en fonction des informations d'adresse dudit quatrième générateur d'adresse (423) ; un circuit opérateur (438) qui effectue une opération arithmétique/logique pour une paire de données choisies par un premier groupe de sélecteurs (434, 435) sous commande d'un microprogramme parmi une première paire de données constituée de données de ladite première mémoire de données (424) et des données de ladite deuxième mémoire

30   de données (425) et une deuxième paire de données constituée de données de ladite troisième mémoire de données (426) et de données de sortie d'un multiplicateur (440) ; un deuxième groupe de sélecteurs (436, 437) qui choisit une de ladite première paire de données, et une troisième paire de données constituée de données de ladite troisième mémoire de données (426) et de données de sortie dudit circuit opérateur (438) sous commande dudit microprogramme, de telle sorte qu'une paire de donnée choisie soit soumise à une opération de multiplication

35   réalisée par ledit multiplicateur (440) ; un sélecteur de sortie (442) qui choisit une des sorties dudit opérateur (438) et la sortie dudit multiplicateur (440) et transfère les données de sortie choisies par un bus de données (445) audites première à troisième mémoires de données (426) ou un circuit externe (446) ; et un accumulateur (444) qui délivre une sortie pour l'opération d'addition réalisée par un additionneur (443) pour le cumul de la valeur de sortie, qui conserve de manière cumulée le résultat de l'addition effectuée par ledit additionneur (443), et qui

40   transfère la sortie en tant que données écrites auxdites première à troisième mémoires de données (424, 425, 426) ou à un circuit externe (446).

2.   Processeur de signaux numériques selon la revendication 1, dans lequel lesdits premier à troisième générateurs d'adresse (420, 421, 422) ont un mode auto-incrémentiel pour l'adressage.

45

50

55

ò Ì

FIG.1

FIG.2

(**a**) DIVISION OF MEMORY AREA

(**b**) DISTRIBUTION OF NUMBERS OF VALID PIXELS IN EACH AREA

FIG.3

FIG.4

FIG. 5

FIG. 6

FIG.7

START

ST1 — | INITIALIZE ADDRESS | (2 CYCLES)

ST2

PARALLEL OPERATION

| PARALLEL OPERATION READ TWO PIECES OF DATA (INCRMENT ADDRESS) COMPUTE TRANSFER RESULT (TO EXTERNAL MEMORY) |

$a_i \oplus b_i$ (N+3 CYCLES) OR

$a_i \times b_i$ (N+4 CYCLES)

ST3 — | INITIALIZE ADDRESS | (2 CYCLES)

ST4 — | READ EXTERNAL DATA USELESSLY | (2 CYCLES)

ST5

PARALLEL OPERATION

| PARALLEL OPERATION READ TWO DATA (INCREMENT ADDRESS) COMPUTE TRANSFER RESULT (TO INTERNAL MEMORY) |

$(a_i \odot b_i) \times c_i$ (N+3 CYCLES) OR

$(a_i \times b_i) \oplus c_i$ (N+2 CYCLES)

TOTAL OF 2N+10 CYCLES

END

FIG.8

51

56

CODER

55

DECODER 57

57

+

52

53

58

MOTION
COMPENSATOR

FRAME
MEMORY

54

FIG.14

12

13

5

VALID /
INVALID
JUDGMENT

CODER

DECODER

TASK
CONTROLLER

8

+

FRAME
MEMORY

FILTER

15

14

27

FIG. 9

(A)

(B)

FIG.10

START

K SAMPLE POINTS

COMPUTE
DISTORTION : di ⟋ST11

REPEAT AS MANY TIMES
AS THE NUMBER
OF SEARCH VECTORS

COMPARISON·
RENEWAL
IF di < D THEN
D = di
AND 1 = i ⟋ST 12

END

FIG.11

TASK
CONTROLLER 7

8

INPUT
MEMORY
1 6

10

DSP
1 2

INPUT
MEMORY
2 6

10

DSP
2 2

INPUT
MEMORY
3 6

10

DSP
3 2

8

8

9

9

9

1

OUTPUT MEMORY 11

5

FIG.12

(a)
DIVIDED PROCESSING
AREA FOR EACH DSP

(b)
DISTRIBUTION OF VALID
PIXELS FOR EACH DSP

FIG.13

FIG.15

FIG.16

FIG.17

FIG.18

FIG.19

365

PROCESS OF
A LARGE BLOCK

PROCESS OF
8 × SMALL BLOCKS =
PROCESS OF
A LARGE BLOCK

FIG. 20 (I)

FIG.20 (II)

FIG.20 (I)

FIG.20 (I)

LOCAL DATA FLOW CONTROL SECTION ~370

371~ LOCAL COMMON MEMORY

~372 LOCAL TASK TABLE

373

374

336 COMMAND MEMORY

345 INTERRUP-TION CON-TROL SECTION

341

342

340

335

337

338

EXTERNAL BUS CONTROL SECTION ~334

375

343

314

315

344

333

314

315

2P-RAM

PARAMETER

DATA

MEMORY FOR WORK

DIGITAL SIGNAL PROCESSOR

349

346

347

348

FIG. 21

FIG.22

```
            ┌─────────────┐
            │    START     │
            └──────┬───────┘
                   ↓
ST31┐   ┌──────────────────────┐
        │  INITIAL SETTING      │    ( 4 CYCLES )
        │    OF ADDRESS         │
        └──────────┬───────────┘
  ST32┐            ↓
        ┌──────────────────────┐
        │  THREE DATA READOUT   │
        │  (ADDRESS INCREMENT)  │
PARALLEL│  ARITHMETICAL         │    ( N +3 CYCLES )
OPERATION  OPERATION            │
        │  MULTIPLICATION       │
        │  OUTPUT TRANSFER      │
        └──────────┬───────────┘
                   ↓
            ┌─────────────┐        ──────────────
            │    END      │        TOTAL : N + 7
            └─────────────┘                CYCLES
```

Fig. 23

Fig. 24

THIS PAGE BLANK (USPTO)